

NOTES, UNLESS OTHERWISE SPECIFIED:

1. RESISTANCE VALUES IN OHMS.
2. CAPACITANCE VALUES IN MICROFARADS.
3. REFERENCE DESIGNATORS USED:

4. ALL 0.1 uF AND 0.01uF CAPACITORS ARE DECOUPLING CAPS UNLESS OTHERWISE NOTED. THEY ARE SHOWN ON THE PAGE WITH THE INTEGRATED CIRCUITS THEY SHOULD BE PLACED NEAR.

5. OBSERVE THE FOLLOWING LAYOUT NOTES:

6. BOARD PROPERTIES

- A. ROUTE TO WITHIN 10% OF MANHATTAN DISTANCE
- B. 50 +/- 5 OHM MATCHED IMPEDANCE
- C. OUTER LAYERS 0.5 OZ CU /W 0.5 OZ AU PLATING
- D. INNER LAYERS 1.0 OZ CU
- E. FR4 BOARD MATERIAL
- F. MINIMUM TRACE WIDTH/SPACING 4 MILS
- G. MINIMUM VIA SIZE 10/19 MIL
- H. LAYER STACKUP:

1. TOP - SIGNAL ROUTING
2. GROUND PLANE
3. INNER1 - SIGNAL ROUTING
4. VCC3 PLANE (3.3V BOARD)
5. INNER2 - SIGNAL ROUTING
6. INNER3 - SIGNAL ROUTING
7. VCC PLANE 2
8. INNER4 - SIGNAL ROUTING
9. GROUND PLANE
10. BOTTOM - SIGNAL ROUTING

SCHMATIC INDEX

- 1 DM642 EVM Notes and Contents
- 2 User Options/Config
- 3 DM642 Clocks, Reset, Interrupts, Timers, and IIC
- 4 DM642 EMIF
- 5 Emulation Headers
- 6 DM642 Video Ports
- 7 DM642 PCI/HPI/EMAC
- 8 DM642 Power Pins
- 9 SDRAM
- 10 Expansion EMIF Buffers
- 11 Flash and Dual UART
- 12 RS232 Buffers
- 13 Video Port Expansion Switches
- 14 Video Port Daughter Card Connector
- 15 EMIF Daughter Card Connector
- 16 OSD FPGA
- 17 OSD FPGA Power
- 18 Video Decoder 1
- 19 Video Decoder 2
- 20 Video Encoder
- 21 Ethernet
- 22 PCI
- 23 AIC23 Audio Interface
- 24 Power
- 25 FPGA Power/Reset Circuitry

REV	DESCRIPTION	DATE	APPROVED
A	Initial schematic ready for layout.	01/07/03	RRP
B	Sheet 2: Changed LENDIAN_MODE signal so R221 is a pull-up and S2 provides a pull-down. Sheet 3: Swapped DSP_SCL0 and DSP_SDA0 signals going to U16. Sheet 7: Added series terminations RN28, R246, R247, & R248. Sheet 11: Routed DC_A[8:6], UART_CSA#, & UART_CSB# to U15. Sheet 13: Changed bus routed to U53 to VP0D[9:2] and U52 to VP1D[9:2]. Sheet 15: Added pull-up (R241) to DC_ARDY. Sheet 17: Pin 177 is Ground not VCC Sheet 20: Changed U36 & U37 to SN74LVC1G125DCKR.	04/01/03	RRP
C	Sheet 2: Changed EMAC_ENABLE to autodect S2 is now 2 position switch. Sheet 3: Routed FPGALOCK to pullup R101 to lock FPGA programming Sheet 7: Implemented EMAC_ENABLE Autodetect on U41-1A, added R249 Sheet 11: Added TCE2#, TCE3#, SOE3# to U15 Decoder. Sheet 16: Swapped pins 141 and 149 on FPGA for HDTV speed paths, changed fpga to -7 part Sheet 17: Added AND Gate U55 to Lock FPGA programming, changed FPGA to -7 Sheet 20: Swapped Red and Blue on VGA Connector. Removed R102,R129,R183 Sheet 22: Added R250 for HPI option	05/15/03	RRP
D	Sheet 10: Changed Buffers U2,U3,U4,U5 to non-holder type SN74LVT16245B Sheet 18: Changed crystal capacitors C168 and C169 from 18pF to 33 pF Sheet 19: Changed crystal capacitors C288 and C289 from 18pF to 33 pF Sheet 20: Changed Value on output termination R82,R130,R184 from 75 ohms to 82 ohms.	08/01/03	RRP
D	Sheet 03: Changed Oscillator U26 to 60MHz. For -0003 version of 506840	08/01/04	RRP

REVISION STATUS OF SHEETS


REV	A	C	A	A	B										
SH	21	22	23	24	25										
REV	C	A	B	A	B	C	C	D	D	D					
SH	11	12	13	14	15	16	17	18	19	20					
REV	D	C	D	A	A	A	C	B	A	D	NEXT ASSY	USED ON			
SH	1	2	3	4	5	6	7	8	9	10	APPLICATION				

DATE	DATE	DATE	DATE	DATE	DATE
DWN	R.R.P.	03/30/2003			
CHK	T.W.K.	03/30/2003			
ENGR	R.R.P.	03/30/2003			
ENGR-MGR	R.R.P.	03/30/2003			
QA	C.M.D.	03/30/2003			
MFG	R.R.P.	03/30/2003			
RLSE	R.R.P.	03/30/2003			


SPECTRUM DIGITAL INCORPORATED

Title
DM642 Evaluation Module


Size B	Document Number	506842	Rev D
Date:	Monday, September 20, 2004	Sheet 1 of 25	



EMIF_ECLKINSEL[1:0]		
R42	R40	MODE SELECTED
NO POP	NO POP	ECLKIN(DEFAULT)
NO POP	1K OHM	CPU CLOCK /4 EMIF CLOCK
1K OHM	NO POP	CPU CLOCK /6 EMIF CLOCK
1K OHM	1K OHM	ECLKIN




USER LEDS




BOOT_MODE[1:0]		
S1-2	S1-1	MODE SELECTED
OFF	OFF	NO BOOT (DEFAULT)
OFF	ON	HPI/PCI BOOT MODE
ON	OFF	RESERVED
ON	ON	EMIF 8 BIT ROM BOOT

PCI MODE CONFIGURATION	
S2-1(PCI ROM)	MODE SELECTED
OFF	PCI EPROM DISABLED(DEFAULT)
ON	PCI ROM ENABLED

ENDIAN MODE CONFIGURATION	
S2-2(ENDIAN)	MODE SELECTED
OFF	LITTLE ENDIAN MODE (DEFAULT)
ON	BIG ENDIAN MODE




SPDIF BLOCK




LEDS/SWITCHES/CONFIGURATION INPUTS

SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev C
Date:	Monday, September 20, 2004	Sheet 2 of 25



S1	S0	MULTIPLY	OUTPUT
0	0	4X	100 MHz
0	OPEN	5.33X	133.25 MHz
0	1	5X	125 MHz
OPEN	0	2.5X	62.5 MHz
OPEN	OPEN	2X	50 MHz
OPEN	1	3.33X	83.25 MHz
1	0	6X	150 MHz
1	OPEN	3X	75 MHz
1	1	8X	200 MHz






Place all PLL external components as close to the DSP. All PLL external components must be on a single side of the board.

I2C ROM


DM642 CLOCKS, RESET CIRCUITRY, I2C INTERFACE

SPECTRUM DIGITAL INCORPORATED

Title		
DM642 EVALUATION MODULE		
Size B	Document Number	Rev D
	506842	
Date:	Monday, September 20, 2004	Sheet 3 of 25




SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 5 of 25	




DM642 VIDEO PORTS

SPECTRUM DIGITAL INCORPORATED

Title		DM642 EVALUATION MODULE	
Size	Document Number	506842	Rev
Date:	Monday, September 20, 2004	Sheet	6 of 25






DM642 PCI/HPI/EMAC INTERFACES

SPECTRUM DIGITAL INCORPORATED			
Title DM642 EVALUATION MODULE			
Size B	Document Number	506842	Rev C
Date:	Monday, September 20, 2004	Sheet	7 of 25

R206 AND R207 ARE USED TO CONFIGURE THE HPI WIDTH

CORE CAPACITORS ARE 0402 SIZE



Power and Ground Connections

SPECTRUM DIGITAL INCORPORATED






DM642 POWER PINS

Title		
DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 8	of 25

(2,4,10) TEA[3..22] <<<

(4,10) TED[0..63] <<<

TED[0:63]



SDRAM MEMORY



SPECTRUM DIGITAL, INCORPORATED

Title		
DM642 EVALUATION MODULE		
Size	Document Number	Rev
B	506842	A
Date:	Monday, September 20, 2004	Sheet 9 of 25

(2,4,9) TEA[3..22]

(4,9) TED[0..63]



DC_D[31..0] (11,15,16)
DC_A[22..3] (11,15,16)



(11) DC_EMIFA_OE#
(11) DC_EMIFA_DIR



#OE DIR OPERATION
L L A<->B
L H A->B
H X ISOLATION

(4,9) TBE1#
(4,9) TBE3#
(4,9) TBE0#
(4,9) TBE2#




(4,9) TSDWE#
(4,9) TSDCAS#
(4,9) TSDRAS#

(4,11) TCE3#
(4,11) TCE2#
(15) DC_ARDY
(4) TECLKOUT2







SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev D
Date: Monday, September 20, 2004	Sheet 10	of 25

DAUGHTER CARD BUFFERING



FLASH MEMORY/DUAL UART

SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev C
Date: Monday, September 20, 2004	Sheet 11	of 25



UART	NAME	UART IN/OUT
1	CARRIER DETECT	IN
2	RX DATA	IN
3	TX DATA	OUT
4	DTR	OUT
5	GND	GND
6	DSR	IN
7	RTS	OUT
8	CTS	IN
9	RING INDICATOR	IN

UART DRIVERS


SPECTRUM DIGITAL, INCORPORATED

Title		
DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date:	Monday, September 20, 2004	Sheet 12 of 25

(6,14) VP2D[0..19]

VP2D[0..19]

U47
CBTD16210DGGR_3
101115-0001



(14) EXP_DISPLAY_EN#

VDATA[0..19] <<VDATA[0..19] (16)

4.1V


C91
0.1uF

U46

(6,14) VP2CLK1 <>> 3
 (6,14) VP2CTL0 <>> 4
 (6,14) VP2CTL1 <>> 7
 (6,14) VP2CTL2 <>> 8
 (6,14) VP2CLK0 <>> 11


EXP_DISPLAY_EN#

IOE




SN74CBTS3384

(6,14) VP1D[0..19]



(14) EXP_CAPTURE2_EN#

(6,14) VP0D[0..19]



(14) EXP_CAPTURE1_EN#

C339
0.1uF
C183
0.1uF

B_INData[0..7] (19)

A_INData[0..7] (18)

(6,14) VP0CTL0 <>> 3
 (6,14) VP0CTL1 <>> 4
 (6,14) VP0CTL2 <>> 7
 (6,14) VP0CLK0 <>> 11

EXP_CAPTURE1_EN#

(6,14) VP1CTL0 <>> 14
 (6,14) VP1CTL1 <>> 17
 (6,14) VP1CTL2 <>> 18
 (6,14) VP1CLK0 <>> 22

EXP_CAPTURE2_EN#

4.1V

C149
0.1uF

Vcc

(6,14) VP0CTL0 <>> 3
 (6,14) VP0CTL1 <>> 4
 (6,14) VP0CTL2 <>> 7
 (6,14) VP0CLK0 <>> 11

(6,14) VP1CTL0 <>> 14
 (6,14) VP1CTL1 <>> 17
 (6,14) VP1CTL2 <>> 18
 (6,14) VP1CLK0 <>> 22

IOE

R88
360



GND

SN74CBTS3384


SPECTRUM DIGITAL, INCORPORATED

Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev B
Date: Monday, September 20, 2004	Sheet 13	of 25

VIDEO PORT SWITCHES




VIDEO PORTS DAUGHTER CARD CONNECTIONS



SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 14 of 25	

(10,11,16) DC_A[22..3] <<


(10,11,16) DC_D[31..0] <<











EXTERNAL MEMORY INTERFACE DAUGHTER CARD CONNECTIONS



SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev B
Date: Monday, September 20, 2004	Sheet 15	of 25




SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev C
Date: Monday, September 20, 2004	Sheet 16	of 25



SPECTRUM DIGITAL, INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev B
Date: Monday, September 20, 2004	Sheet 17	of 25


NOTE: 18-1
USED WITH ALTERNATE CRYSTAL FREQUENCY



Video Input Section (Channel 1)

SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev D
Date: Monday, September 20, 2004	Sheet 18	of 25


NOTE: 19-1
USED WITH ALTERNATE CRYSTAL FREQUENCY




Video Input Section (Channel 2)

SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev D
Date:	Monday, September 20, 2004	Sheet 19 of 25

NOTE: 20-1
USED WITH ALTERNATE CRYSTAL FREQUENCY




SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev D
Date: Monday, September 20, 2004	Sheet 20	of 25






ETHERNET PHY AND INTERFACE

SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 21	of 25




PCI INTERFACE



SPECTRUM DIGITAL INCORPORATED


Title
DM642 EVALUATION MODULE

Size B	Document Number 506842	Rev C
Date:	Monday, September 20, 2004	Sheet 22 of 25



AIC23 STEREO AUDIO INTERFACE

SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 23	of 25



POWER ESTIMATES BASED ON SPRU190


1.4V@600MHz	1.09 W	0.778A
3.3V@600MHz	0.52 W	0.157A (no emif clk)

MEASURED CURRENT ON C6416TEB, ~0.7A@5V




EACH REGULATOR CAN SUPPLY UP TO 3A OF CURRENT. HOWEVER COMPONENT VALUES HAVE BEEN SELECTED FOR 1.5A OPERATION.

VALUES CALCULATED WITH SWIFT DESIGN TOOL 2.0. FOLLOW TPS54310 EVM LAYOUT


POWER



SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 24 of 25	



FPGA POWER AND RESET CIRCUITRY



SPECTRUM DIGITAL INCORPORATED		
Title DM642 EVALUATION MODULE		
Size B	Document Number 506842	Rev A
Date: Monday, September 20, 2004	Sheet 25	of 25